

10 Boundary Scan Tips Optimize Test Coverage

by Anthony Sparks, JTAG Technologies

To ensure customers receive high-quality products, engineers must consider testing strategies before they even think about a schematic diagram. These days, most engineers realize boundary scan techniques described in IEEE 1149.1 aptly meet a broad range of test requirements.

But to take full advantage of boundary scan testing, boundary scan must be a required design element and not a nice-to-have add-on. These tips provide design techniques you can use to enhance fault coverage and increase testability of circuits. These techniques save time and work equally as well during prototyping and design testing as they do for production tests.

Partition Scan Chains

Engineers often think—incorrectly—that all boundary scan devices must exist within a single scan chain to participate in one interconnect test.

By separating devices into compatible logic families, designers can avoid using level-translation devices.

Today's boundary scan hardware lets developers individually program the output level and input threshold for a test access port (TAP). In some cases, engineers may need to access an individual device to support third-party emulators and debuggers and optimize flash-memory programming. Several boundary scan chains do not decrease

test coverage when using an automatic test-pattern generator (ATPG) that supports any number of scan chains and can operate chains individually or in parallel during a single test.

2 Select Scanable Devices

The success of boundary scan testing depends directly upon the implementation of test structures in ICs.

So, when possible, choose devices that already include boundary scan capabilities and consider several things when you select boundary scan devices:

- Has the vendor electrically tested the IC's boundary scan description language (BSDL) file for accuracy and compliance?

A device that does not comply with IEEE 1149.1 can cause test difficulties and may not be available for boundary scan tests, which can drastically reduce anticipated test coverage. The header information in a BSDL file may document verification of syntax, semantics, or electrical characteristics. You also can ask your boundary scan tool vendor if others have used a particular IC successfully in a boundary scan test.

- Does the device support optional boundary scan instructions such as HIGHZ and CLAMP?

These instructions can prove extremely useful in flash-programming applications and some other tests.




Figure 1. A CPLD Sets Up Boundary Scan Test Conditions

- Does the device require compliance patterns, or external logic connections, that let the device operate in boundary scan test mode?

Some boundary scan devices have one or more pins that a circuit must hold in a specified logic state for the device to operate in the 1149.1 mode. In such a case, designers must implement external logic so the proper conditions exist in their circuit during testing. Designers should review BSDL files for COMPLIANCE_PATTERNS that describe these occurrences.

3 Ensure Devices Fully Support 1149.1

Some devices, such as DSP ICs and microcontrollers, provide a JTAG TAP for debugging or flash-memory programming, but the TAP does not enable boundary scan testing. In these cases, vendors may refer to devices as IEEE 1149.1 *compatible* rather than IEEE 1149.1 *compliant*. The data sheet for a Texas Instruments TMS320C203 DSP IC, for example, notes that although this device has a TAP, it does not have a boundary register so it cannot support boundary scan tests.

Other complications could arise with devices that have multipurpose TAPs. The Freescale MPC860 Processor, for instance, shares its JTAG TAP pins with its background debug mode (BDM) port. When the TAP operates in BDM, these pins do not function as

JTAG TAP pins and would break a boundary scan chain for up- or down-stream devices.

In other words, the BDM port is neither compliant nor compatible with IEEE 1149.1. A device could operate in BDM without affecting the TAP pins.

Engineers can exert control over the MPC860's Hard Reset Configuration Word by applying specific values to the data bus during a Hard Reset to force the TAP pins into their JTAG mode. Specifically, bits 11 and 12 must be logic 01 or 11, 00 being the default condition during a hard reset.




Figure 2. Jumpers Bypass Noncompliant Devices

To ensure these bits get properly set via the MPC860's data bus, use jumpers or a CPLD with a test-purposes-only load as shown in **Figure 1**.

If you use a complex programmable logic device (CPLD), put it on a boundary scan chain that does not include the MPC860. If both devices exist in the same chain, you cannot program the CPLD while the MPC860 operates in BDM.

4 Bypass Noncompliant Boundary Scan Devices

Sometimes you cannot be certain newly released devices or ASICs

fully comply with IEEE 1149.1 unless implementation has been verified electrically. In that case, consider placing pads for 0-Ω resistors, or jumpers, around the device as shown in **Figure 2a**. During testing, remove the jumpers before the test data in (TDI) pin and after the test data out (TDO) pin and place a jumper in the bypass position so the scan chain will flow around the device (**Figure 2b**).

5 Take Advantage of Extra I/O Pins

In many designs, FPGAs and CPLDs will have uncommitted I/O pins you can use to produce signals that configure logic circuits or enable test functions. Consider a circuit in which an FPGA and a microprocessor share

a data bus with a noncompliant transceiver (**Figure 3**). If during testing the transceiver's output-enable (OE) signal floats (see red arrow), the transceiver's bus signals could conflict with those produced by the scan chain to test the FPGA-to-processor connections.

This type of situation can degrade test coverage. A spare FPGA output or an output from a digital I/O scan (DIOS) module lets you control the transceiver's OE signal and force its outputs into a high-impedance state that does not affect bus tests. And routing this extra trace will not impact the design. When you finally configure the FPGA, define the output as a no-connect so it doesn't interfere with the system's logic circuits (see Tip 7).

6

Control Clocks for Synchronous Devices

Synchronous memories require a clock signal for read or write operations. If engineers do not consider testability during the design process, most likely they will use a simple oscillator, which means boundary scan tests cannot control the clock.

To overcome this limitation, use an uncommitted FPGA output to disable the oscillator and logical-OR the oscillator output with another boundary scan signal to substitute for the system's clock signal (Figure 4). Now, boundary scan tests can control the clock signal and synchronously access the memory.

If this clock drives a clock distribution IC with an internal PLL, it's unlikely a slow boundary scan-generated clock will sync with the PLL. Consequently, the test circuit must bypass it. The IDT MPC9331 PLL Clock Generator IC, for example, provides a static bypass path around its PLL so an external clock can control synchronous devices. Other clock-distribution ICs provide similar functions.

7

Use Flash AutoWrite Operations

Traditional applications require a serial bit stream to shift through the entire boundary scan chain once to set up the flash-memory address, data, and control lines. Then, the system needs a second shift through the entire chain to toggle the memory's write-enable (WE) to a logic 0 and a third shift to return the WE signal to a logic 1. As a result, a single write operation requires three shifts through the entire chain.

If you can provide external access to the flash-memory WE signal, the controlling boundary scan hardware can toggle it if it supports AutoWrite pulse generation. Then, your circuit only

needs a single shift through the boundary scan chain to set up the address, data, and control lines. The boundary scan controller directly toggles the WE signal, which saves significant time.

Because flash-memory programming often is the most lengthy boundary scan operation, take measures to ensure the shortest programming times.

Two major factors determine the efficiency of flash-memory programming via boundary scan techniques: chain length and test-clock (TCK) frequency.

The more devices in a scan chain, the longer it takes to shift bits through the chain. To program flash memories, place boundary scan devices unneeded for programming operations into their BYPASS or, if supported, HIGHZ mode, which reduces their path length to a 1-bit BYPASS register. These registers still form part of the scan chain so you must consider their maximum TCK frequency.

8

Test After Configuring FPGAs

Prior to configuration, an FPGA will default to bidirectional I/O lines and preset voltage levels. This situation can cause problems when surrounding circuits require differential signals or specific logic levels. In some cases, damage could occur. Once you configure an FPGA, you can alter its boundary scan capabilities.

Because an FPGA's generic BSDL file reflects preconfigured behavior, you must generate a specific BSDL file based on the FPGA's loaded configuration. Typically, FPGA manufacturers provide software tools that perform this task.




Figure 3. Unused I/O Pin Controls Non-Boundary Scan Devices

9

Use External Modules to Test Connector Lines

During board-level test, connectors on a board may go untested because you lack an external means to drive or sense signals at connector pins. To increase test coverage, add external devices that support boundary scan operations.

Digital I/O modules come in many forms and offer a boundary scan transceiver for each connector pin you must test. These transceivers drive connector pins and capture stimuli generated by boundary scan devices on the board. If you plan to use a test fixture, digital I/O modules can connect to a board-under-test via test points and spring-loaded probes.


10

Visualize Your Test Coverage

Before you commit to a PCB layout, perform a design-for-testability analysis. Software tools let engineers quickly examine the current potential boundary scan test coverage. Tools also point out areas of the design that lack test coverage and where

changes can be made. The Fault Coverage Examiner, for example, can evaluate a design based on BSDL files, net lists for a board, and models of the devices that are not boundary scan compliant.

After engineers identify test gaps, they can determine how to take advantage of unused I/O signals, external digital I/O modules, or different components with boundary scan capabilities. Then, when sufficient boundary scan coverage has been implemented, the PCB is ready for layout.



To Boundary Scan Cells

Figure 4. Extra Signals Control Clock Source

Conclusion

After you implement as many design-for-test tips as possible, a fault coverage examination can be executed again. The results illustrate the dramatic improvements a few design changes can make in fault coverage.

About the Author

Anthony Sparks has more than 14 years experience in the test-engineering arena focusing mainly on IC and boundary scan test. He currently works in technical marketing at JTAG Technologies where his duties include customer consultation on system-level and advanced boundary scan implementations and strategic marketing. JTAG Technologies 1006 Butterworth Ct., Stevensville, MD 21666, 877-367-5824, e-mail: anthony@jtag.com

EE